发明名称 IMAGE SIGNAL DC VOLTAGE STABILIZATION CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a circuit which analog-processes an image signal for a digital conversion, wherein the black level of the image signal is stably fixed without exceeding a predetermined level. SOLUTION: When a signal of a black reference period is extracted during a horizontal blanking period of an output digital signal of an A/D converter 3, an addition average circuit 4 is controlled by a counter 5, thereby sequentially adding and averaging within the black reference period in the output digital signal of the A/D converter 3 for outputting. Also, a value obtained by D/A-converting a difference between the output value and a clamp level set value is compared with a reference value in a subtraction circuit 9 during the clamp pulse active period, the result is output to a control terminal 2a of a DC control circuit 2, and a DC voltage is controlled during the black reference period in a signal to input to the A/D converter 3 according to a magnitude of a terminal voltage of the control terminal 2a. Such a loop is constituted. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006229544(A) 申请公布日期 2006.08.31
申请号 JP20050040285 申请日期 2005.02.17
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 OTANI MICHIHIKO;OGITA SHINICHI;HATANI NAOHISA;KITO SUUTAI
分类号 H04N5/16 主分类号 H04N5/16
代理机构 代理人
主权项
地址