发明名称 Method of generating ASIC design database
摘要 When a function design has been carried out by an RTL description using an HDL language, a CPU of an integrated circuit design support apparatus writes data such as a simulation time, a layout area, a timing and a power consumption into a header portion of the RTL description. The CPU stores, as one file, the RTL description comprising the header portion serving as a reuse design database, and an entity portion, in a hard disk drive.
申请公布号 US2006130005(A1) 申请公布日期 2006.06.15
申请号 US20060352288 申请日期 2006.02.13
申请人 TOSHIBA TEC KABUSHIKI KAISHA 发明人 NAKAMURA AKIHISA
分类号 G06F9/44;G06F1/26;G06F9/45;G06F17/50 主分类号 G06F9/44
代理机构 代理人
主权项
地址