发明名称 PACKET CONTROLLER
摘要 PURPOSE:To control the congested state of packets without using a software in fast packet communication. by circulating the packet to be sent in a feedback loop when the congested state is generated on a sending transmission line. CONSTITUTION:When the congested state, that is a state where sending onto a transmission line II to which the packet data of a transmission FIFO memory 3 is to be sent, is impossible, a congestion indicating circuit 5 provided in its own controller receives an alarm signal, and switches a gate 4, and controls the packet in the transmission FIFO memory 3 so as to be transferred to a feedback FIFO memory 6. A timing control circuit 7 receives an output signal from the congestion indication circuit 5, and circulates the packet encountered to the congested state within a feedback circuit including the feedback FIFO memory a, and the loop including the transmission FIFO memory 3, the gate 4, and a packet switch 2, while the output signal represents the congested state, and when the congested state is dissolved, the packet is sent by opening the gate 4.
申请公布号 JPS63108833(A) 申请公布日期 1988.05.13
申请号 JP19860254944 申请日期 1986.10.27
申请人 FUJITSU LTD 发明人 KANOUCHI JUNICHI;TOMINAGA SUSUMU;FUKUDA HARUKI;TSUTSUI HIDEKAZU;HASEBE TAKAYUKI
分类号 H04Q11/04 主分类号 H04Q11/04
代理机构 代理人
主权项
地址