发明名称 COMPOSITE INFORMATION PROCESSOR
摘要 PURPOSE:To minimize synchronizing losses due to the transfer of information by providing a means for deciding the propriety for start of a vector processor based on a part showing the start style and the state information received from the vector processor to a scalar processor when a start instruction is issued to the vector processor. CONSTITUTION:An optional combination of conditions can be designated at a part where plural types of start styles are designated in a start instruction of a vector processor 2. A scalar processor 1 secures success of the start of the processor 2 with reference to the state information received from the processor 2 as long as the conditions are satisfied for the designated start style. If the start of the processor 2 fails, this result is reflected on the conditional code of the start instruction. Thus it is possible to secure the minimum necessary waiting time to obtain the correct start result in accordance with the combination of scalar and vector instructions. Then the unnecessary waiting time can be omitted.
申请公布号 JPS63155360(A) 申请公布日期 1988.06.28
申请号 JP19860303133 申请日期 1986.12.19
申请人 HITACHI LTD 发明人 ISHII KOICHI;KAWABE TAKASHI;MURAYAMA HIROSHI;INAGAMI YASUHIRO
分类号 G06F17/16;G06F15/16;G06F15/78 主分类号 G06F17/16
代理机构 代理人
主权项
地址