| 摘要 |
A mechanism for determining when the contents of a block in a cache memory have been rendered stale by DMA activity external to a processor and for marking the block stale in response to a positive determination. The commanding unit in the DMA transfer, prior to transmitting an address, asserts a cache control signal which conditions the processor to receive the address and determine whether there is a correpondence to the contents of the cache. If there is a correspondence, the processor marks the contents of that cache location for which there is a correspondence stale. |
