发明名称 FABRICATION METHOD OF SEMICONDUCTOR DEVICE HAVING ISOLATION PROCESS
摘要 <p>A manufacturing method of a semiconductor device including an isolation process is provided to reduce a depth of an isolation pattern by applying a bias to a conductive pattern included in the isolation pattern. A plurality of isolation patterns including conductive patterns(14a) are formed on an upper surface of a semiconductor substrate(10). A gap(19) is formed between the isolation patterns. An active pattern(20) is formed on the semiconductor substrate in order to bury the gap formed between the isolation patterns. A gate insulating layer(22) is formed on an upper surface of the isolation pattern and an upper surface of the active pattern. A gate pattern(24) is formed on an upper surface of the gate insulating layer.</p>
申请公布号 KR20090078549(A) 申请公布日期 2009.07.20
申请号 KR20080004433 申请日期 2008.01.15
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 KIM, YONG IL;HONG, HYEONG SUN;YOSHIDA MAKOTO
分类号 H01L21/76;H01L21/336;H01L29/78 主分类号 H01L21/76
代理机构 代理人
主权项
地址
您可能感兴趣的专利