发明名称 REDUCED LEAKAGE DRAM MEMORY CELLS WITH VERTICALLY ORIENTED NANORODS AND MANUFACTURING METHODS THEREOF
摘要 Methods and structures are described for reducing leakage currents in semiconductor memory storage cells. Vertically oriented nanorods may be used in the channel region of an access transistor. The nanorod diameter can be made small enough to cause an increase in the electronic band gap energy in the channel region of the access transistor, which may serve to limit channel leakage currents in its off-state. In various embodiments, the access transistor may be electrically coupled to a double-sided capacitor. Memory devices according to embodiments of the invention, and systems including such devices are also disclosed.
申请公布号 KR20090054472(A) 申请公布日期 2009.05.29
申请号 KR20097007853 申请日期 2009.04.16
申请人 MICRON TECHNOLOGY, INC. 发明人 SANDHU GURTEJ S.;MOULI CHANDRA
分类号 H01L27/108;H01L21/8242;H01L29/06;H01L29/78 主分类号 H01L27/108
代理机构 代理人
主权项
地址