发明名称 METHOD OF MANUFACTURING SEMICONDUCTOR LIGHT ELEMENT AND METHOD OF GROWING III-V COMPOUND SEMICONDUCTOR CRYSTAL
摘要 <P>PROBLEM TO BE SOLVED: To make it possible to improve the planarity of a semiconductor layer surface which grows on a III-V compound semiconductor layer without succeeding the surface topography of the III-V compound semiconductor layer which contains at least a group III constituent element and a group V constituent element for As and N. <P>SOLUTION: In a growth period t<SB>5</SB>-t<SB>6</SB>, TEGa and TBAs are alternately supplied to a growth furnace 11 and a GaAs barrier layer is grown up on a GaInNAs layer. Specifically, in the growth of a second III-V compound semiconductor layer 19, the supply of a gallium material is started at time t<SB>5</SB>. The supply of the gallium material is stopped at time t<SB>51</SB>. Then the supply of an arsenic material is started at time t<SB>52</SB>. The supply of the arsenic material is stopped at time t<SB>53</SB>. The second III-V compound semiconductor layer 19 is grown by repeating the first step of supplying a group V material and the second step of supplying a group III material. <P>COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009081192(A) 申请公布日期 2009.04.16
申请号 JP20070247870 申请日期 2007.09.25
申请人 SUMITOMO ELECTRIC IND LTD 发明人 DOI HIDEYUKI
分类号 H01L21/205;H01L33/06;H01L33/30;H01S5/343 主分类号 H01L21/205
代理机构 代理人
主权项
地址
您可能感兴趣的专利