摘要 |
This disclosure concerns a memory including: memory cells having sources, drains, gates and floating bodies; word lines connected to gates of the memory cells and arranged in a first direction; first bit lines and second bit lines connected to sources or drains of the memory cells and arranged alternately in a second direction intersecting with the first direction; and first and second sense amplifiers provided in correspondence with the first and the second bit lines, wherein in a data reading operation, the first sense amplifier activates the first bit lines to sense data via the first bit lines in a state where voltage of the second bit lines is fixed, and after sensing of the data of the first bit line, the second sense amplifier activates the second bit lines to sense data via the second bit lines in a state where voltage of the first bit lines is fixed.
|