发明名称 SEMICONDUCTOR DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor device having MOS transistors, the semiconductor device being capable of suppressing characteristic variation of the MOS transistors below an area pad. SOLUTION: The semiconductor device 10 having MOS transistors and an area pad includes: a semiconductor chip 11 using silicon having a crystal orientation surface <110> as a top surface; a plurality of MOS transistors 12 each having a source region, a gate region, and a drain region in the direction of crystal orientation <110> and formed in the semiconductor chip 11; a plurality of electrode pads 13 for junction formed in two dimensions as the area pad on the semiconductor chip 11; and bumps 14 for junction formed on the plurality of electrode pads 13 for junction. The plurality of electrode pads 13 for junction has their center points arrayed obliquely to the direction of crystal orientation <110>. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009076695(A) 申请公布日期 2009.04.09
申请号 JP20070244512 申请日期 2007.09.20
申请人 PANASONIC CORP 发明人 MATSUMOTO TAKESHI
分类号 H01L21/3205;H01L21/60;H01L21/822;H01L21/8234;H01L23/52;H01L27/04;H01L27/088;H01L29/78 主分类号 H01L21/3205
代理机构 代理人
主权项
地址