发明名称 Method of integrated circuit fabrication
摘要 A method for fabricating an integrated circuit including forming a first trench in a rear side of a semiconductor wafer, wherein the first trench has a depth extending partially through a thickness of the semiconductor wafer, coating the rear side with a layer of coating material, including filling the first trench with the coating material, and forming a second trench in a front side of the semiconductor wafer, wherein the second trench is aligned with and has a width less than a width of the first trench, and wherein the second trench has a depth extending at least through a remaining portion of the semiconductor wafer so as to be in communication with the coating material filling the first trench.
申请公布号 US7824962(B2) 申请公布日期 2010.11.02
申请号 US20080021806 申请日期 2008.01.29
申请人 INFINEON TECHNOLOGIES AG 发明人 MARIANI FRANCO;KROENINGER WERNER
分类号 H01L21/44 主分类号 H01L21/44
代理机构 代理人
主权项
地址