| 摘要 |
<p>A signal processing device, having: an arithmetic control unit that controls the timing of arithmetic processing executed by an arithmetic unit; and a transfer control unit that controls the timing for transferring data to be arithmetically processed, such that the data to be arithmetically processed can be loaded by the arithmetic unit.</p> |
