发明名称 DIGITAL COMMUNICATION RECEIVER INTERFACE CIRCUIT FOR LINE-PAIR WITH DUTY CYCLE IMBALANCE COMPENSATION
摘要 A circuit (200) includes: a diode bridge (210) having polarity-independent input terminals for coupling to a DALI bus, and having positive and negative output terminals, wherein the diode bridge receives a receive signal from the DALI bus; a galvanic isolation device (220) having an input for receiving the receive signal from the diode bridge, and an output for outputting the receive signal galvanically isolated from the diode bridge and the DALI bus;a receive signal threshold reference device (235) for setting a threshold voltage for the galvanic isolation device to respond to the receive signal; an amplifier (280) for receiving the galvanically isolated receive signal from the galvanic isolation device and outputting a binary digital signal via a low pass filter (290); and a first duty cycle control device (230, 270) for adjusting the timing of rising edges of the galvanically isolated receive signal with respect to its falling edges.
申请公布号 WO2014060922(A9) 申请公布日期 2015.04.16
申请号 WO2013IB59314 申请日期 2013.10.11
申请人 KONINKLIJKE PHILIPS N.V. 发明人 REZEANU, STEFAN-CRISTIAN
分类号 H05B37/02;H04B3/50 主分类号 H05B37/02
代理机构 代理人
主权项
地址