发明名称 |
Nonvolatile semiconductor memory device and method for manufacturing same |
摘要 |
According to one embodiment, a nonvolatile semiconductor memory device includes: a plurality of first semiconductor regions; a plurality of control gate electrodes; a charge storage layer; a first insulating film provided between the charge storage layer and first semiconductor regions; a second insulating film provided between the charge storage layer and control gate electrodes; and an element isolation region provided between the plurality of first semiconductor regions, and the element isolation region being in contact with the first insulating film and a first portion of the charge storage layer on the first insulating film side. Each of the plurality of control gate electrodes is in contact with a second portion other than the first portion of the charge storage layer. The charge storage layer includes a silicon-containing layer in contact with the first insulating film and a silicide-containing layer provided on the silicon-containing layer. |
申请公布号 |
US9142561(B2) |
申请公布日期 |
2015.09.22 |
申请号 |
US201314018515 |
申请日期 |
2013.09.05 |
申请人 |
Kabushiki Kaisha Toshiba |
发明人 |
Aiso Fumiki |
分类号 |
H01L29/788;H01L27/115;H01L29/423;H01L29/66 |
主分类号 |
H01L29/788 |
代理机构 |
Oblon, McClelland, Maier & Neustadt, L.L.P. |
代理人 |
Oblon, McClelland, Maier & Neustadt, L.L.P. |
主权项 |
1. A nonvolatile semiconductor memory device comprising:
a plurality of first semiconductor regions extending in a first direction, the plurality of first semiconductor regions being arranged in a direction crossing the first direction; a plurality of control gate electrodes provided on an upper side of the plurality of first semiconductor regions, the plurality of control gate electrodes extending in a second direction different from the first direction, and the plurality of control gate electrodes being arranged in a direction crossing the second direction; a charge storage layer provided in a position, each of the plurality of first semiconductor regions and each of the plurality of control gate electrodes cross in the position; a first insulating film provided between the charge storage layer and each of the plurality of first semiconductor regions; a second insulating film provided between the charge storage layer and each of the plurality of control gate electrodes; and an element isolation region provided between adjacent ones of the plurality of first semiconductor regions, the element isolation region being in contact with the first insulating film and a first portion of the charge storage layer on the first insulating film side, each of the plurality of control gate electrodes being in contact with a second portion other than the first portion of the charge storage layer via the second insulating film, the charge storage layer including a silicon-containing layer in contact with the first insulating film and a silicide-containing layer provided on the silicon-containing layer, and a length from a lower end of the silicon-containing layer to an upper end of the element isolation region being the same as a length from the lower end of the silicon-containing layer to a junction between the silicon-containing layer and the silicide-containing layer. |
地址 |
Minato-ku JP |