摘要 |
<p>An addition/subtraction hardware operator includes a plurality of addition/subtraction hardware modules and a plurality of transmission links between these modules, on one hand, and between inputs and outputs of the operator and these modules, on the other hand, according to a pre-determined structure for performing arithmetical calculations. At least a part of the addition/subtraction hardware modules and at least a part of the links between these modules can be configured by at least one programmable parameter, at least between a first configuration in which the operator finalizes a computation of real parts of fast Fourier transform coefficients, a second configuration in which the operator finalizes a computation of imaginary parts of fast Fourier transform coefficients, and a third configuration in which the operator carries out a computation of path metrics and survivors values of a Viterbi algorithm implementation.</p> |