发明名称 |
Synchronizing a translation lookaside buffer with an extended paging table |
摘要 |
A processor including logic to execute an instruction to synchronize a mapping from a physical address of a guest of a virtualization based system (guest physical address) to a physical address of the host of the virtualization based system (host physical address), and stored in a translation lookaside buffer (TLB), with a corresponding mapping stored in an extended paging table (EPT) of the virtualization based system. |
申请公布号 |
US9122624(B2) |
申请公布日期 |
2015.09.01 |
申请号 |
US201414517849 |
申请日期 |
2014.10.18 |
申请人 |
Intel Corporation |
发明人 |
Bennett Steven M.;Anderson Andrew V.;Neiger Gilbert;Uhlig Richard;Rodgers Dion;Sankaran Rajesh M.;Rust Camron;Schoenberg Sebastian |
分类号 |
G06F12/00;G06F12/10 |
主分类号 |
G06F12/00 |
代理机构 |
Mnemoglyphics, LLC |
代理人 |
Mnemoglyphics, LLC ;Mennemeier Lawrence M. |
主权项 |
1. A processor comprising:
decode logic to decode an instruction providing an address space context corresponding to a page table for a guest address space of a virtualization based system; and execution logic, responsive to the decoded instruction, to invalidate a corresponding Translation Lookaside Buffer (TLB) entry with a mapping from the page table of the virtualization based system. |
地址 |
Santa Clara CA US |