发明名称 |
Method for rasterizing non-rectangular tile groups in a raster stage of a graphics pipeline |
摘要 |
In a raster stage of a graphics pipeline, a method for rasterizing non-rectangular tile groups. The method includes receiving a graphics primitive for rasterization in a raster stage of a graphics processor. The graphics primitive is rasterized at a first level by generating a non-rectangular footprint comprising a set of pixels related to the graphics primitive. The graphics primitive is then rasterized at a second level by accessing the set of pixels and determining covered pixels out of the set of pixels. The raster stage subsequently outputs the covered pixels for rendering operations in a subsequent stage of the graphics processor. |
申请公布号 |
US9123173(B2) |
申请公布日期 |
2015.09.01 |
申请号 |
US200611474161 |
申请日期 |
2006.06.23 |
申请人 |
NVIDIA CORPORATION |
发明人 |
Legakis Justin S.;Crow Franklin C.;Montrym John S.;Voorhies Douglas A. |
分类号 |
G06T1/20;G06T11/40 |
主分类号 |
G06T1/20 |
代理机构 |
|
代理人 |
|
主权项 |
1. In a raster stage of a graphics pipeline, a method for rasterizing non-rectangular tile groups comprising:
receiving a graphics primitive for rasterization in a raster stage of a graphics processor; rasterizing the graphics primitive at a first level by, in a single clock cycle, generating a non-rectangular group of tiles comprising a non-symmetrical conglomeration of pixels related to the graphics primitive; rasterizing the graphics primitive at a second level by accessing the set of pixels and determining covered pixels out of the set of pixels based on the non-rectangular group of tiles, wherein a first number of clock cycles is used to determine the covered pixels using the non-rectangular group of tiles but a second number of clock cycles would be used to determine the covered pixels if using a rectangular group of tiles, and wherein the first number of clock cycles is less than the second number of clock cycles; and outputting the covered pixels for rendering operations in a subsequent stage of the graphics processor, wherein rasterizing at the first level is implemented in a coarse raster unit and rasterizing at the second level is implemented in a fine raster unit. |
地址 |
Santa Clara CA US |