发明名称 Backside stress compensation method for making gallium nitride or other nitride-based semiconductor devices
摘要 A method includes forming a stress compensation layer over a first side of a semiconductor substrate and forming a Group III-nitride layer over a second side of the substrate. Stress created on the substrate by the Group III-nitride layer is at least partially reduced by stress created on the substrate by the stress compensation layer. Forming the stress compensation layer could include forming a stress compensation layer from amorphous or microcrystalline material. Also, the method could include crystallizing the amorphous or microcrystalline material during subsequent formation of one or more layers over the second side of the substrate. Crystallizing the amorphous or microcrystalline material could occur during subsequent formation of the Group III-nitride layer and/or during an annealing process. The amorphous or microcrystalline material could create no or a smaller amount of stress on the substrate, and the crystallized material could create a larger amount of stress on the substrate.
申请公布号 US9111753(B2) 申请公布日期 2015.08.18
申请号 US201414301916 申请日期 2014.06.11
申请人 NATIONAL SEMICONDUCTOR CORPORATION 发明人 Ramdani Jamal
分类号 H01L21/20;H01L21/36;H01L21/02;H01L29/778;H01L29/20 主分类号 H01L21/20
代理机构 代理人 Garner Jacqueline J.;Cimino Frank D.
主权项 1. A method comprising: forming a stress compensation layer over a first side of a semiconductor substrate by: forming a layer of amorphous or microcrystalline Group III-nitride material over the first side of the semiconductor substrate; andcrystallizing the amorphous or microcrystalline Group III-nitride material during subsequent formation of one or more layers over a second side of the semiconductor substrate to form the stress compensation layer; and forming a Group III-nitride layer over the second side of the semiconductor substrate; wherein stress created on the semiconductor substrate by the Group III-nitride layer is at least partially reduced by stress created on the semiconductor substrate by the stress compensation layer.
地址 Santa Clara CA US