| 摘要 |
<p>A device (100) is configured with components to enable debugging of the device's entry into and exit from a low power mode. The device includes: core logic (135), debug components (140), and a power management module (PMM) (155). When the device (100) exits a low power mode in which the states of the debug components (140) are lost, the PMM (155) prevents the core logic (135) from resuming processing operations until the debug components (140) have been re-configured to their prior states. The PMM (155) either holds the core logic (135) in reset or alternatively withholds power to the core logic (135). Reconfiguration of the debug components (140) is initiated by a connected debugger, which can set one or more control and status (CS) register (150) values within the device (100). The CS register (150) values determine when the PMM (155) prevents the core logic (135) processing from resuming and when the PMM (155) enables core logic (135) processing to resume following the device's (100) return from low power mode.</p> |
