SONOS FPGA architecture having fast data erase and disable feature

摘要

A method for fast data erasing an FPGA including a programmable logic core controlled by a plurality of SONOS configuration memory cells, each SONOS configuration memory cell including a p-channel SONOS memory transistor in series with an n-channel SONOS memory transistor, which includes detecting tampering with the FPGA, disconnecting power from the programmable logic core, and simultaneously programming the n-channel device and erasing the p-channel device in all cells.

主权项

1. An FPGA integrated circuit comprising:
a programmable logic core; a controller; a configuration memory array including a plurality of SONOS configuration memory cells, each SONOS configuration memory cell including a p-channel SONOS memory transistor in series with an n-channel SONOS memory transistor, driving a switch transistor coupled to one of a programmable logic element and a programmable interconnect connection of the programmable logic core; and a tamper detector disposed in the integrated circuit having an output coupled to the controller, the controller configured to cause power to be disconnected from the programmable logic core and to then simultaneously program all of the n-channel SONOS memory transistors and erase all of the p-channel SONOS memory transistors in the configuration memory array in response to a tamper detection signal from the tamper detector.