发明名称 COMMON DATA BUS CIRCUIT AND INTEGRATED CIRCUIT INCLUDING SAID COMMON DATA BUS
摘要 <p>Disclosed are a common data bus circuit and an integrated circuit including the bus circuit thereof. According to the present invention, the common data bus circuit comprises: a common data bus for connecting a plurality of output units and one output end unit; a plurality of output unit drivers provided at the output units, respectively, realized as a 3-state logic that is selectively operated by a separate control signal (EN), and driving a signal of the output units as the common data bus signal; and at least one auxiliary driver, wherein the auxiliary driver senses transition of the common data bus signal in order to pull up or pull down the common data bus signal, such that the transition of the common data bus signal according to an output unit driver which is not selected among the output drivers and a capacitance of the common data bus is not delayed but rapidly performed.</p>
申请公布号 KR101542125(B1) 申请公布日期 2015.08.06
申请号 KR20140141517 申请日期 2014.10.20
申请人 ADTECHNOLOGY, LTD. 发明人 KIM, YOUNG SEUNG;JUNG, MIN CHUL;NAM, HYO YOON;LEE, HYUN SEOK
分类号 G06F13/40 主分类号 G06F13/40
代理机构 代理人
主权项
地址