发明名称 |
Multiple bitcells tracking scheme semiconductor memory array |
摘要 |
A memory array includes a memory segment having at least one memory bank. The at least one memory bank includes an array of memory cells, and wherein at least two first read tracking cells are disposed in a read tracking column of the at least one memory bank. The memory array further includes a read tracking circuit coupled to the at least two first read tracking cells. Outputs of the at least two first read tracking cells are connected to a tracking bit connection line (TBCL). A tracking circuit connected to the TBCL is configured to output a tracking-cells output signal to generate a global tracking result signal to a memory control circuitry. The memory control circuitry is configured to reset a memory clock based on the global tracking result signal. |
申请公布号 |
US9099201(B2) |
申请公布日期 |
2015.08.04 |
申请号 |
US201414279424 |
申请日期 |
2014.05.16 |
申请人 |
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. |
发明人 |
Tao Derek C.;Wang Bing;Hsu Kuoyuan (Peter);Chang Jacklyn Victoria;Kim Young Suk |
分类号 |
G11C5/06;G11C11/419;G11C7/08;G11C7/22;G11C5/02;G11C7/18 |
主分类号 |
G11C5/06 |
代理机构 |
Lowe Hauptman & Ham, LLP |
代理人 |
Lowe Hauptman & Ham, LLP |
主权项 |
1. A memory array, comprising:
a memory segment having at least one memory bank, wherein the at least one memory bank includes an array of memory cells, and wherein at least two first read tracking cells are disposed in a read tracking column of the at least one memory bank; and a read tracking circuit coupled to the at least two first read tracking cells, wherein outputs of the at least two first read tracking cells are connected to a tracking bit connection line (TBCL), wherein a tracking circuit connected to the TBCL is configured to output a tracking-cells output signal to generate a global tracking result signal to a memory control circuitry, wherein the memory control circuitry is configured to reset a memory clock based on the global tracking result signal. |
地址 |
TW |