发明名称 |
METHODS FOR FABRICATING FINFET INTEGRATED CIRCUITS USING LASER INTERFERENCE LITHOGRAPHY TECHNIQUES |
摘要 |
A method for fabricating an integrated circuit includes providing a semiconductor substrate with a pad layer overlying the semiconductor substrate and a photoresist layer overlying the pad layer, exposing the photoresist layer to a split laser beam to form a plurality of parallel linear void regions in the photoresist layer, and etching the pad layer and the semiconductor substrate beneath the plurality of parallel linear void regions to form a plurality of extended parallel linear void regions. The method further includes depositing a first dielectric material over the semiconductor substrate, patterning a photoresist material over the semiconductor substrate to cover a portion of the semiconductor substrate, and etching portions of the pad layer, the first dielectric material, and the semiconductor substrate. Still further, the method includes depositing a second dielectric material into the second void regions. |
申请公布号 |
US2015200140(A1) |
申请公布日期 |
2015.07.16 |
申请号 |
US201414153521 |
申请日期 |
2014.01.13 |
申请人 |
GLOBALFOUNDRIES, Inc. |
发明人 |
Beyer Sven;Ebermann Alexander;Grass Carsten;Hoentschel Jan |
分类号 |
H01L21/8234;H01L21/306;H01L21/311;H01L21/3105;H01L21/3065;H01L21/28;H01L21/027;H01L21/02 |
主分类号 |
H01L21/8234 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method for fabricating an integrated circuit comprising:
providing a semiconductor substrate with a pad layer overlying the semiconductor substrate and a photoresist layer overlying the pad layer; exposing the photoresist layer to a split laser beam to form a plurality of parallel linear void regions in the photoresist layer; etching the pad layer and the semiconductor substrate beneath the plurality of parallel linear void regions to form a plurality of extended parallel linear void regions; depositing a first dielectric material over the semiconductor substrate and into the extended parallel linear void regions to fill the extended parallel linear void regions with the first dielectric material; depositing and patterning a photoresist material over the semiconductor substrate to cover a plurality of regions of the semiconductor substrate, the plurality of regions defining active regions of the integrated circuit; etching portions of the pad layer, the first dielectric material, and the semiconductor substrate not covered by the photoresist material to form further void regions; depositing a second dielectric material into the further void regions to fill the further void regions; and removing the pad layer to expose the semiconductor substrate outside of the filled further void regions. |
地址 |
Grand Cayman KY |