首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Verfahren zum Speichern und Durchlaufenlassen einer Warenbahn in glatter, ausgebreiteter Lage durch eine Wickelvorrichtung
摘要
申请公布号
CH317089(A)
申请公布日期
1956.11.15
申请号
CHD317089
申请日期
1953.11.04
申请人
BENTELER-WERKE AKTIENGESELLSCHAFT
发明人
RENERY,WALTER;LASTERING,BERNHARD
分类号
D06B17/04
主分类号
D06B17/04
代理机构
代理人
主权项
地址
您可能感兴趣的专利
DEMAND POLICY-BASED RESOURCE MANAGEMENT AND ALLOCATION SYSTEM
SYSTEM AND METHOD FOR MANAGEMENT OF CLOUD-BASED SYSTEMS
DELIVERY OF PROTOCOL DATA UNITS
METHOD AND SYSTEM FOR CONTROLLING AN UNDERLYING PHYSICAL NETWORK BY A SOFTWARE DEFINED NETWORK
USER EQUIPMENT AND METHOD FOR RADIO ACCESS NETWORK ASSISTED WLAN INTERWORKING
METHOD AND APPARATUS FOR PROVIDING RESILIENCY IN MULTICAST NETWORKS
MULTICAST ROUTING SYSTEM AND METHOD
PROVIDING CLOUD-BASED SERVICES USING DYNAMIC NETWORK VIRTUALIZATION
HIERARCHICAL NETWORK CONFIGURATION
EXTENSIBLE FRAMEWORK TO SUPPORT DIFFERENT DEPLOYMENT ARCHITECTURES
METHOD AND CONFIGURATION CENTER SERVER FOR CONFIGURING SERVER CLUSTER
Terminal Control System
SYSTEM AND METHOD FOR AUTHENTICATING A NETWORK TIME PROTOCOL (NTP)
SCHOTTKY BARRIER DIODE
SEMICONDUCTOR DEVICE
SELF-ALIGNED BIPOLAR JUNCTION TRANSISTOR HAVING SELF-PLANARIZING ISOLATION RAISED BASE STRUCTURES
SEMICONDUCTOR PACKAGE FOR A LATERAL DEVICE AND RELATED METHODS
Selective Polysilicon Doping for Gate Induced Drain Leakage Improvement
RESISTIVE MEMORY DEVICE WITH ZERO-TRANSISTOR, ONE-RESISTOR BIT CELLS INTEGRATED WITH ONE-TRANSISTOR, ONE-RESISTOR BIT CELLS ON A DIE
Stress Release Layout and Associated Methods and Devices
