摘要 |
<p>A clock generation circuit is disclosed that may generate a plurality of phase-delayed signals in a manner that may be relatively immune to VCO pulling. The clock generation circuit may include a circuit to generate an oscillating signal, a frequency divider to generate an RF signal having a frequency that is equal to 1/(n+0.5) times the frequency of the oscillating signal, wherein n is an integer value greater than or equal to one and n+0.5 is a non-integer value, and a DLL circuit to generate a plurality of local oscillator signals, wherein the local oscillator signals are phase-delayed with respect to each other.</p> |