发明名称 |
DECODING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROLLING CIRCUIT UNIT |
摘要 |
A decoding method for a parity check code, a memory storage device and a memory controlling circuit unit are provided. The decoding method includes: reading a codeword belonging to the parity check code from a rewritable non-volatile memory module, wherein the codeword includes message bits and first parity bits; performing an encoding procedure of the parity check code on the message bits to generate second parity bits; and generating a plurality of syndromes corresponding to the codeword according to the first parity bits and the second parity bits, wherein the syndromes are used to determine whether the codeword is a valid codeword. Accordingly, a complexity of a decoding circuit is decreased. |
申请公布号 |
US2015161002(A1) |
申请公布日期 |
2015.06.11 |
申请号 |
US201414166781 |
申请日期 |
2014.01.28 |
申请人 |
PHISON ELECTRONICS CORP. |
发明人 |
Chiang Chih-Hsuan |
分类号 |
G06F11/10;G11C29/52;G11C29/00 |
主分类号 |
G06F11/10 |
代理机构 |
|
代理人 |
|
主权项 |
1. A decoding method for a parity check code, comprising:
reading a codeword belonging to the parity check code from a rewritable non-volatile memory module, wherein the codeword comprises a plurality of first message bits and a plurality of first parity bits; performing an encoding procedure of the parity check code on the first message bits to generate a plurality of second parity bits; and generating a plurality of syndromes corresponding to the codeword according to the first parity bits and the second parity bits, wherein the syndromes are used to determine whether the codeword is a valid codeword. |
地址 |
Miaoli TW |