发明名称 Semiconductor memory device comprising a plurity of input/output ports and a plurity of memory blocks corresponding to the plurality of input/output ports
摘要 A semiconductor memory device including a plurality of memory blocks each including a first command generating circuit which generates a first command; a control circuit which controls the memory core based on the first command or based on a second command inputted via the input/output port; and an arbitration circuit which outputs a first delay signal to the control circuit of one memory block of the plurality of memory blocks, the first delay signal which delays a start of an execution of the first command, in a first case when the first command generated by the first command generating circuit of the one memory block and the second command inputted via the input/output port of another memory block of the plurality of memory blocks are overlapped.
申请公布号 US9053757(B2) 申请公布日期 2015.06.09
申请号 US201314024016 申请日期 2013.09.11
申请人 FUJITSU SEMICONDUCTOR LIMITED 发明人 Fujioka Shinya
分类号 G11C8/00;G11C7/02;G11C11/406 主分类号 G11C8/00
代理机构 Arent Fox LLP 代理人 Arent Fox LLP
主权项 1. A semiconductor memory device comprising: a plurality of input/output ports; a plurality of memory blocks provided respectively corresponding to the plurality of input/output ports, the plurality of memory blocks each comprising a memory core having a memory cell array including a plurality of memory cells; a first command generating circuit which generates a first command; a command decoder which outputs a third command, based on the first command or based on a second command inputted via an input/output port of the plurality of input/output ports, and a control circuit which controls the memory core based on the third command; and an arbitration circuit which outputs a delay signal to the control circuit of one memory block of the plurality of memory blocks, the delay signal which delays a start of an execution of the third command based on the first command, in a first case when the third command, which is outputted from the command decoder of the one memory block based on the first command, and the third command, which is outputted from the command decoder of another memory bock of the plurality of memory blocks based on the second command, are overlapped.
地址 Yokohama JP
您可能感兴趣的专利