发明名称 |
Memory System Controller Including a Multi-Resolution Internal Cache |
摘要 |
A memory system comprising a non-volatile memory and a controller in communication with the non-volatile memory is disclosed. The controller may include a central processing unit (“CPU”) and an internal cache in communication with the CPU via a plurality of cache lines. The CPU is configured to utilize a first subset of the plurality of cache lines when accessing data stored in the internal cache at a first resolution. Additionally, the CPU is configured to utilize a second subset of the plurality of cache lines when accessing data stored in the internal case at a second resolution, where the first and second resolutions are different resolutions. |
申请公布号 |
US2015154109(A1) |
申请公布日期 |
2015.06.04 |
申请号 |
US201314095294 |
申请日期 |
2013.12.03 |
申请人 |
SanDisk Technologies Inc. |
发明人 |
Fiterman Mark;Weinberg Yoav;Dror Itai |
分类号 |
G06F12/02;G06F12/08 |
主分类号 |
G06F12/02 |
代理机构 |
|
代理人 |
|
主权项 |
1. A memory system comprising:
non-volatile memory; and a controller in communication with the non-volatile memory, the controller comprising:
a central processing unit; andan internal cache in communication with the central processing unit via a plurality of cache lines;wherein the central processing unit is configured to utilize a first subset of the plurality of cache lines when accessing data that is stored in the internal cache at a first resolution;wherein the central processing unit is configured to utilize a second subset of the plurality of cache lines when accessing data that is stored in the internal cache at a second resolution; andwherein the first resolution and the second resolution are different resolutions. |
地址 |
Plano TX US |