发明名称 Method and system for efficient emulation of multiprocessor memory consistency
摘要 A method (and system) of emulation in a multiprocessor system, includes performing an emulation in which a host multiprocessing system of the multiprocessor system supports a weak consistency model, and the target multiprocessing system of the multiprocessor system supports a strong consistency model.
申请公布号 US9043194(B2) 申请公布日期 2015.05.26
申请号 US200210244434 申请日期 2002.09.17
申请人 International Business Machines Corporation 发明人 Nair Ravi;O'Brien John Kevin;O'Brien Kathryn Mary;Oden Peter Howland;Prener Daniel Arthur
分类号 G06F9/455;G06F12/10 主分类号 G06F9/455
代理机构 McGinn IP Law Group, PLLC 代理人 Morris Daniel P.;McGinn IP Law Group, PLLC
主权项 1. A method of emulation in a multiprocessor system, said method comprising: receiving, on a processor of a host multiprocessor system, an instruction to be emulated of a target multiprocessor system, said host multiprocessor system having a memory barrier (mbar) instruction that guarantees that all results of all memory operations before executing said mbar instruction have been registered by all processors in said host multiprocessor system before registering any results of any later instructions; determining whether execution of said mbar instruction is required for said received instruction to be emulated before said received instruction is emulated; and selectively executing said mbar instruction, based on said determining, said selectively executing of said mbar instruction thereby permitting performing an emulation that is efficient, even in a condition in which the host multiprocessing system of said multiprocessor system supports a weak consistency model and the target multiprocessing system of the multiprocessor system supports a strong consistency model, by reason that said mbar instruction is executed for said received instruction only if said determining determines that said execution of said mbar instruction is necessary for emulating said received instruction.
地址 Armonk NY US