主权项 |
1. A fabricating method for a three-dimensional vertically interconnected structure, characterized by comprising steps of:
S1, conducting lithography on a surface of a single layer of silicon wafer or chip which has or has not undergone a thinning process to form photo-resist mask for annular patterns, then sequentially etching a first dielectric layer and a substrate layer of the single layer of wafer or chip to form a first concave of fergitun-shape; S2, depositing a barrier layer and a seed layer to cover an inside wall of the first concave, and then copper electroplating to fill the first concave, for forming a first electrical conductive ring; S3, forming a redistribution layer which connects the first electrical conductive ring with microelectronic devices inside the wafer or chip, wherein the redistribution layer comprises a second dielectric layer and a metallic interconnection layer; S4, etching the second dielectric layer of the redistribution layer and the first dielectric layer of the wafer or chip sequentially to form a first through-silicon-via (TSV) inside the first electrical conductive ring, wherein the first TSV has the same radius and center as the inner ring of the first electrical conductive ring; S5, sequentially stacking single layers of wafers or chips which have completed steps S1-S4 and aligning the same, and adjacent wafers or chips being adhered to each other by using organics or metallic solders; S6, depositing a seed layer and electroplating copper on one side of the multi-stacked layers of wafers or chips to seal a first through layers of wafers or chips hole that is constituted of vertically aligned TSVs; filling the first through layers of wafers or chips holes which penetrate the multi-layered stacks from bottom to top with copper electroplating to form a first micro electrical conductive pole, and removing the electroplated copper and seed layer, for finishing the fabrication of the three-dimensional vertically interconnected structure. |