主权项 |
1. An integrated circuit comprising:
A. first register circuitry having first time stamp bits n to p inputs, the time stamp bits n to p inputs including most significant bits n to m inputs and first overlap bits m−1 to p inputs, the first register circuitry having most significant bits n to m outputs, first overlap bits m−1 to p outputs, and having a decrement input; B. second register circuitry having second time stamp bits m−1 to zero inputs separate from the first time stamp bits n to p inputs, the time stamp bits m−1 to zero inputs including second overlap bits m−1 to p inputs and least significant bits p−1 to zero inputs, the second register circuitry having second overlap bits m−1 to p outputs, and least significant bits p−1 to zero outputs; and C. comparator circuitry having inputs coupled to the first overlap bits m−1 to p outputs and to the second overlap bits m−1 to p inputs, and having a compare output coupled to the decrement input of the first register circuitry. |