发明名称 MECHANISM FOR FORMING METAL GATE STRUCTURE
摘要 Embodiments of mechanisms for forming a semiconductor device are provided. The semiconductor device includes a semiconductor substrate. A source region and a drain region are formed in the semiconductor substrate, and metal silicide regions are formed in the source region and the drain region, respectively. The semiconductor device further includes a metal gate stack formed over the semiconductor substrate and between the source region and the drain region. The semiconductor device also includes an insulating layer formed over the semiconductor substrate and surrounding the metal gate stack, wherein the insulating layer has contact openings exposing the metal silicide regions, respectively. The semiconductor device includes a dielectric spacer liner layer formed over inner walls of the contact openings, wherein the whole of the dielectric spacer liner layer is right above the metal silicide regions. The semiconductor device includes contact plugs formed in the contact openings.
申请公布号 US2015115335(A1) 申请公布日期 2015.04.30
申请号 US201314067154 申请日期 2013.10.30
申请人 Taiwan Semiconductor Manufacturing Co., Ltd 发明人 WANG Tien-Chun;LO Yi-Chun;CHANG Chia-Der;CHI Guo-Chiang;LO Chia-Ping;YANG Fu-Kai;HSU Hung-Chang;WANG Mei-Yun
分类号 H01L29/78;H01L29/66 主分类号 H01L29/78
代理机构 代理人
主权项 1. A semiconductor device, comprising: a semiconductor substrate, wherein a source region and a drain region are formed in the semiconductor substrate, and metal silicide regions are formed in the source region and the drain region, respectively; a metal gate stack formed over the semiconductor substrate and between the source region and the drain region, wherein the metal gate stack comprises a gate electrode and a work function metal layer, and the work function metal layer covers a sidewall and a bottom surface of the gate electrode; an insulating layer formed over the semiconductor substrate and surrounding the metal gate stack, wherein the insulating layer has contact openings exposing the metal silicide regions, respectively; a dielectric spacer liner layer formed over inner walls of the contact openings, wherein the whole of the dielectric spacer liner layer is right above the metal silicide regions; and contact plugs formed in the contact openings.
地址 Hsin-Chu TW
您可能感兴趣的专利