发明名称 MOVING IMAGE DECODING PROCESSOR AND OPERATION METHOD THEREFOR
摘要 <p>PROBLEM TO BE SOLVED: To reduce overhead for the start of parallel decoding processing.SOLUTION: A moving image decoding processor 1 includes: a syntax interpretation unit 10; and first and second moving image processing units 20 and 21. A coded bit stream BS including the information of the maximum coding unit LCU having at least a predetermined pixel size is supplied to the input terminal of the syntax interpretation unit 10. The syntax interpretation unit 10 executes the syntax interpretation of the syntax of the coded bit stream BS to generate first and second intermediate streams whose parallel processing is possible from the maximum coding unit. The first and second moving image processing units 20 and 21 perform the parallel processing of the first and second intermediate streams generated from the syntax interpretation unit 10.</p>
申请公布号 JP2015073178(A) 申请公布日期 2015.04.16
申请号 JP20130207145 申请日期 2013.10.02
申请人 RENESAS ELECTRONICS CORP 发明人 SHIBAYAMA TETSUYA;MOCHIZUKI SEIJI;IWATA KENICHI;KIMURA MOTOI
分类号 H04N19/50 主分类号 H04N19/50
代理机构 代理人
主权项
地址