发明名称 DATA PROCESSING DEVICE
摘要 <p>PROBLEM TO BE SOLVED: To write data in a short time from a commonly writable nonvolatile memory into a volatile memory provided on each of a plurality of circuit parts via a parallel/serial converter.SOLUTION: Parallel/serial converters 71 to 74 are provided for each of PLL1 to PLL4, which are a plurality of circuit parts. A program is configured such that, regarding divided data 1A-1, 1A-2, and the like divided in units of bytes, divided data of the same order among data corresponding to each of PLL1 to PLL4 is read out in series into the corresponding parallel/serial converters 71 to 74 by contriving the call order of the data address of a flash memory 6 or mapping of data in the flash memory 6.</p>
申请公布号 JP2015069552(A) 申请公布日期 2015.04.13
申请号 JP20130205176 申请日期 2013.09.30
申请人 NIPPON DEMPA KOGYO CO LTD 发明人 TAKEGISHI SHIGERU
分类号 G06F12/04;G06F12/00 主分类号 G06F12/04
代理机构 代理人
主权项
地址
您可能感兴趣的专利