发明名称 VERTICAL TUNNELING NEGATIVE DIFFERENTIAL RESISTANCE DEVICES
摘要 The present disclosure relates to the fabrication of microelectronic devices having at least one negative differential resistance device formed therein. In at least one embodiment, the negative differential resistance devices may be formed utilizing quantum wells. Embodiments of negative differential resistance devices of present description may achieve high peak drive current to enable high performance and a high peak-to-valley current ratio to enable low power dissipation and noise margins, which allows for their use in logic and/or memory integrated circuitry.
申请公布号 US2015097158(A1) 申请公布日期 2015.04.09
申请号 US201414571619 申请日期 2014.12.16
申请人 Intel Corporation 发明人 PILLARISETTY RAVI
分类号 H01L29/417;H01L21/3205;H01L21/285;H01L29/778;H01L29/66 主分类号 H01L29/417
代理机构 代理人
主权项 1. A microelectronic device, comprising: a microelectronic substrate; a buffer layer on the microelectronic substrate a bottom barrier layer on the buffer layer; a lower quantum well on the bottom barrier layer; a barrier layer on the lower quantum well; an upper quantum well on the barrier layer; a top barrier layer on the upper quantum well; a gate on the top barrier layer comprising a gate electrode and a gate dielectric between the gate electrode and the top barrier layer; an upper quantum well contact extending through the top barrier layer and coupled to the upper quantum well; and a lower quantum well contact coupled to the lower quantum well, wherein the lower quantum well contact extends through the top barrier layer, the upper quantum well, and the barrier layer, and wherein the lower quantum well contact is electrically isolated from the top barrier layer and the upper quantum well with a dielectric material.
地址 Santa Clara CA US