发明名称 Data communication systems
摘要 1,102,258. Electric digital multiplexing device. WESTERN ELECTRIC CO. Inc. 28 July, 1965 [28 July, 1964], No. 32160/65. Heading G4A. [Also in Division H4] A time division data transmission system comprises a plurality of sending stations each connected to a linear sequential encoder, responsive to a binary " 1 " from its sending station to generate a unique characteristic digital word of the same size as the words of the other encoders, each of the words being linearly independent, and a modulo 2 adder connected to the output of each encoder for adding the words produced and transmitting the result to a receiving system. The receiving system comprises a series to parallel converter to which the word is applied and a set of linear decoders for providing decoded signals to a receiving station. Transmission system.-The sending stations 10 1 to 10 6 are each connected by AND gates 30 1 to 30 6 to the encoders which comprise a set of delay units 21, 22, 23, 24, 25 and OR gates 26, 27, 28 to produce a unique six-bit digital word when a binary " 1 " is applied to their input. (In the case of encoder 20 1 the word is 111010 in 20 6 the word is 111001). A zero input produces a zero output. The six-bit words are then added modulo 2 i.e. a " 1 " is produced for an odd number of " 1 " inputs and a " 0 " for an even or zero number of " 1 " inputs. The six-bit sum is then sent to the receiving system. Receiving system (Fig. 1B, not shown). At the receiving station the six-bit word is applied to a series of delay units 50 to 55 and thence via AND gates to a series of decoders 60 1 to 60 6 comprising modulo 2 adders, which produce the original applied " 1 " or " 0 which then reaches receiving stations 70 1 to 70 6 . Theory.-The six, six-bit words produced by the encoders can be written as the columns of a matrix (P). Since the words are linearly independent an inverse matrix (P)<SP>-1</SP> can be obtained. The positions of " 1's " in each column of the matrix determine whether a link is made between AND gates 90 to 95 and adders 65 1 to 65 6 . Thus a set of signals x 1 -x 6 forming a column matrix (M) is multiplied by (P), transmitted, multiplied by (P)<SP>-1</SP> arid emerges as (M). An example is given in the Specification. The two systems are maintained in synchronism by means of synchronizing sources 39, 36. It is stated that if synchronism is lost then each receiving station will receive an unintelligible, garbled message, rather than a message intended for another station. Redundant parity checking bits may be included in the encodergenerated words to provide a transmission error detecting and correcting capability.
申请公布号 GB1102258(A) 申请公布日期 1968.02.07
申请号 GB19650032160 申请日期 1965.07.28
申请人 WESTERN ELECTRIC COMPANY, INCORPORATED 发明人 HELM HARRY ARTHUR
分类号 H04J3/06;H04L5/22;H04L9/00 主分类号 H04J3/06
代理机构 代理人
主权项
地址