发明名称 |
Optimizing application specific integrated circuit pinouts for high density interconnect printed circuit boards |
摘要 |
Techniques for optimizing application specific integrated circuit (ASIC) and other IC pin assignment corresponding to a high density interconnect (HDI) printed circuit board (PCB) layout are provided. Applying the techniques described herein, pin assignments may be systematically and strategically planned, for example, in an effort to reduce the PCB layer count and associated cost, increase signal integrity and speed, reduce the surface area used by an ASIC and its support circuitry, reduce plane perforations, and reduce via crosstalk when compared to conventional designs with an ASIC mounted on a multilayered PCB. |
申请公布号 |
US8990754(B2) |
申请公布日期 |
2015.03.24 |
申请号 |
US201012834488 |
申请日期 |
2010.07.12 |
申请人 |
Cisco Technology, Inc. |
发明人 |
Bird Steven C.;Mazaheri Linda M.;Needham Bob;Duong Phuong Rosalynn |
分类号 |
G06F17/50;H05K1/11;H05K1/02 |
主分类号 |
G06F17/50 |
代理机构 |
Patterson & Sheridan, LLP |
代理人 |
Patterson & Sheridan, LLP |
主权项 |
1. An integrated circuit (IC) chip comprising a plurality of pins disposed on a common plane of the IC chip, the pins are grouped into a plurality of concentric rings, wherein the pins are assigned to a plurality of signal nets, and wherein each of the signal nets is assigned to a respective one of the plurality of concentric rings according to at least one of: (i) a plurality of different signal speeds associated with the signal nets and (ii) differing amounts of circuitry associated with the signal nets. |
地址 |
San Jose CA US |