| 摘要 |
Video data (58) and auxiliary data (60) may be sent between a processor (18) and a display device (12) via a single cable (62) using a link aggregator (28). As such, the link aggregator may receive a first parallel signal that may include the video data and a second parallel signal that may include auxiliary data from the processor. The link aggregator (28) may then send the first parallel signal and the second parallel signal as an aggregated signal to the display device. Upon receiving (54) the aggregated signal at the display device, the link aggregator may de-aggregate the aggregated signal into the first parallel signal (58) and the second parallel signal (60). The link aggregator may then send the first parallel signal and the second parallel signal to a timing controller (56) of the display device, such that the timing controller may display the video data using the display device. |
