发明名称 |
VREAD BIAS ALLOCATION ON WORD LINES FOR READ DISTURB REDUCTION IN 3D NON-VOLATILE MEMORY |
摘要 |
<p>Techniques are provided for sensing memory cells in a 3D stacked non-volatile memory device in a way which reduces read disturb, by using read pass voltages which are adjusted based on variations in a memory hole diameter. The memory cells are in NAND strings which extend in the memory holes. A larger read pass voltage is used for memory cells which are adjacent to wider portions of the memory holes, and a smaller read pass voltage is used for memory cells which are adjacent to narrower portions of the memory holes. This approach reduces the worst-case read disturb. Further, an overall resistance in the NAND string channel may be substantially unchanged so that a reference current used during sensing may be unchanged. The read pass voltage may be set based on a program voltage trim value, which is indicative of programming speed and memory hole diameter.</p> |
申请公布号 |
WO2015038558(A1) |
申请公布日期 |
2015.03.19 |
申请号 |
WO2014US54865 |
申请日期 |
2014.09.09 |
申请人 |
SANDISK TECHNOLOGIES INC. |
发明人 |
DONG, YINGDA;ZHANG, CHENFENG;OU, WENDY;YU, SEUNG;HIGASHITANI, MASAAKI |
分类号 |
G11C16/04;G11C11/56;G11C16/26;G11C16/34 |
主分类号 |
G11C16/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|