发明名称 |
Signal processing circuit and signal processing method |
摘要 |
A signal processing circuit includes: a delay line configured to output, to a plurality of taps, signals with different delay times obtained by delaying an input signal, respectively; and a plurality of synchronization circuits configured to sample the signals from the plurality of taps in a phase in synchronization with a clock signal, wherein each of the plurality of synchronization circuits samples a sample signal from one of the plurality of taps in different phases and outputs a plurality of output signals. |
申请公布号 |
US8983013(B2) |
申请公布日期 |
2015.03.17 |
申请号 |
US201314066774 |
申请日期 |
2013.10.30 |
申请人 |
Fujitsu Limited |
发明人 |
Tamura Hirotaka |
分类号 |
H04L7/00;H03M9/00;H03K5/00;H03M1/12 |
主分类号 |
H04L7/00 |
代理机构 |
Arent Fox LLP |
代理人 |
Arent Fox LLP |
主权项 |
1. A signal processing circuit comprising:
a delay line configured to output, to a plurality of taps, signals with different delay times obtained by delaying an input signal, respectively; and a plurality of synchronization circuits configured to sample the signals from the plurality of taps in a phase in synchronization with a clock signal, wherein each of the plurality of synchronization circuits samples a sample signal from one of the plurality of taps in different phases and outputs a plurality of output signals, wherein the plurality of synchronization circuits sample the signals from the plurality of taps, output sampled signals and include a plurality of analog-digital converters that perform analog-to-digital conversion of the sampled signals. |
地址 |
Kawasaki JP |