Timing budgeting of nested partitions for hierarchical integrated circuit designs

摘要

In one embodiment, a method of designing an integrated circuit is disclosed, including receiving a plurality of top level timing constraints and a description of the integrated circuit design defining a hierarchy of partitions having multiple levels with one or more nested partitions; generating timing models for each partition of the plurality of partitions in response to the description of the integrated circuit design; and concurrently generating timing budgets level by level for all partitions at each level, beginning with the lowest level to each next upper level of the hierarchy of the partitions in response to the description of the integrated circuit design, the timing models, and the plurality of top level timing constraints. Please see the detailed description and claims for other embodiments that are respectively disclosed and claimed.

主权项

1. A method of designing an integrated circuit, the method comprising:
receiving a plurality of top level timing constraints and a description of the integrated circuit design defining a hierarchy of a plurality of partitions having multiple levels with at least one partition having one or more nested partitions; generating timing models for each partition of the plurality of partitions in response to the description of the integrated circuit design, wherein at least one of the nested partitions is represented by a black box having a black box timing model; and with a processor, in response to the description of the integrated circuit design, the timing models, and the plurality of top level timing constraints, concurrently generating timing budgets level by level for all partitions at each level, beginning with a lowest level to each next upper level of the hierarchy of the partitions.