发明名称 |
MANAGING SHARED CACHE BY MULTI-CORE PROCESSOR |
摘要 |
Systems and methods for managing shared cache by multi-core processor. An example processing system comprises: a plurality of processing cores, each processing core communicatively coupled to a last level cache (LLC) slice; and a cache control logic coupled to the plurality of processing cores, the cache control logic configured to perform one of: making an LLC slice of an inactive processing core available to an active processing core or power gating the LLC slice, based on estimating cache requirements by active processing cores. |
申请公布号 |
US2015067259(A1) |
申请公布日期 |
2015.03.05 |
申请号 |
US201314013220 |
申请日期 |
2013.08.29 |
申请人 |
Wang Ren;Theobald Kevin B.;Chishti Zeshan A.;Bian Zhaojuan;Jaleel Aamer;Tai Tsung-Yuan C. |
发明人 |
Wang Ren;Theobald Kevin B.;Chishti Zeshan A.;Bian Zhaojuan;Jaleel Aamer;Tai Tsung-Yuan C. |
分类号 |
G06F12/08 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
1. A processing system, comprising:
a plurality of processing cores, each processing core communicatively coupled to a last level cache (LLC) slice; and a cache control logic coupled to the plurality of processing cores, the cache control logic configured to perform one of: making an LLC slice of an inactive processing core available to an active processing core or power gating the LLC slice, based on estimating cache requirements by active processing cores. |
地址 |
Portland OR US |