发明名称 |
Read disturb control in a nonvolatile semiconductor memory device having P-type memory cell transistor |
摘要 |
A nonvolatile semiconductor memory device is provided which includes: a P-type memory cell transistor having a source, a drain, a gate, and a charge storage layer; and a control circuit which, in a case where the P-type memory cell transistor has its threshold greater than or equal to a first value (Vr) and less than or equal to a second value (Vrd), carries out a program operation of injecting electrons into the charge storage layer. |
申请公布号 |
US8964463(B2) |
申请公布日期 |
2015.02.24 |
申请号 |
US201313855902 |
申请日期 |
2013.04.03 |
申请人 |
Genusion, Inc. |
发明人 |
Ajika Natsuo;Ogura Taku;Mihara Masaaki |
分类号 |
G11C16/34;G11C11/56 |
主分类号 |
G11C16/34 |
代理机构 |
The Marbury Law Group, PLLC |
代理人 |
The Marbury Law Group, PLLC |
主权项 |
1. A nonvolatile semiconductor memory device, comprising:
a P-type memory cell transistor having a source, a drain, a gate, and a charge storage layer; a first latch circuit for controlling a voltage that is supplied to the drain during a program operation; a second latch circuit that holds data read out from the P-type memory cell transistor; and a control circuit which executes a read disturb determination sequence of exercising control so as to latch, in the second latch circuit, first data read out by applying a first voltage to the gate of the P-type memory cell transistor, generate recovery data by taking logic of the first data and second data read out by applying a second voltage to the gate of the P-type memory cell transistor, and latch the recovery data in the first latch circuit. |
地址 |
Hyogo JP |