发明名称 |
PARAPHASE LOGICAL ELEMENT |
摘要 |
FIELD: electrical engineering.SUBSTANCE: logical element comprises two p-type transistors, first clock n-type transistor and logical unit. The latter comprises direct and inverse switch circuits composed of serially connected logical n-type transistors. Gates of the latter are connected to paraphrase logical inputs of the device so that only one switch circuit is normally closed while all others are normally open. First outputs of switch circuits are connected to the device direct output while first outputs of inverse switch circuits are connected to the device inverse output. First and second p-type transistors are connected in between feed bus and direct and inverse outputs of the device. Gates of said p-type transistors are connected to the device direct and inverse outputs. Second outputs of direct switch circuits of logical unit are connected via first clock n-type transistor with its gate connected to clock bus to ground bus. Besides, this device incorporates second clock n-type transistor. Gate of the latter is connected to clock bus while second outputs of direct switch circuits of logical unit are connected via second clock n-type transistor with its gate connected to clock bus to ground bus.EFFECT: decreased power consumed in one cycle.1 dwg |
申请公布号 |
RU2542660(C1) |
申请公布日期 |
2015.02.20 |
申请号 |
RU20140119756 |
申请日期 |
2014.05.16 |
申请人 |
FEDERAL'NOE GOSUDARSTVENNOE BJUDZHETNOE UCHREZHDENIE NAUKI INSTITUT PROBLEM UPRAVLENIJA IM. V.A. TRAPEZNIKOVA ROSSIJSKOJ AKADEMII NAUK |
发明人 |
LEMENTUEV VLADIMIR ANUFRIEVICH |
分类号 |
H03K19/00 |
主分类号 |
H03K19/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|