发明名称 |
Modeling gate transconductance in a sub-circuit transistor model |
摘要 |
A method for modeling a transistor includes providing a transistor model having at least a source node, a drain node, and a gate node, simulating operation of a device using the transistor model in a computing apparatus, and generating an offset voltage at the gate node depending on a magnitude of a current passing through the device. |
申请公布号 |
US8949083(B2) |
申请公布日期 |
2015.02.03 |
申请号 |
US201113194644 |
申请日期 |
2011.07.29 |
申请人 |
GLOBALFOUNDRIES Inc. |
发明人 |
Feng Jia;Wu Zhi-Yuan;Bansal Juhi;Krishnan Srinath |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
Amerson Law Firm, PLLC |
代理人 |
Amerson Law Firm, PLLC |
主权项 |
1. A method for modeling a transistor, comprising:
providing a transistor model for the transistor having at least a source node, a drain node, a gate node, and a gate transconductance node coupled to the gate node; simulating operation of a device including the transistor using the transistor model in a computing apparatus; and during the simulating, generating an offset voltage at the gate transconductance node depending on a magnitude of a current passing through the transistor, wherein generating the offset voltage further comprises applying an exponential function relating gate transconductance of the transistor to the current. |
地址 |
Grand Cayman KY |