PARTITIONED MEMORY WITH SHARED MEMORY RESOURCES AND CONFIGURABLE FUNCTIONS

摘要

A memory device that includes an input interface that receives instructions and input data on a first plurality of serial links. The memory device includes a memory block having a plurality of banks, wherein each of the banks has a plurality of memory cells, and wherein the memory block has multiple ports. An output interface provides data on a second plurality of serial links. A cache coupled to the IO interface and to the plurality of banks, stores write data designated for a given memory cell location when the given memory cell location is currently being accessed, thereby avoiding a collision. Memory device includes one or more memory access controllers (MACs) coupled to the memory block and one or more arithmetic logic units (ALUs) coupled to the MACs. The ALUs perform one or more operations on data prior to the data being transmitted out of the IC via the IO, such as read/modify/write or statistics or traffic management functions, thereby reducing congestion on the serial links and offloading appropriate operations from the host to the memory device.

主权项

1. An integrated circuit (IC) comprising:
a memory block having a plurality of banks, wherein each of the banks has a plurality of memory cells, and wherein the memory block has multiple ports; and an input/output (IO) interface coupled to the memory block; a cache coupled to the IO interface and to the plurality of banks, the cache for storing write data designated for a given memory cell location when the given memory cell location is currently being accessed; one or more memory access controllers (MACs) coupled to the memory block; one or more arithmetic logic units (ALUs) coupled to the MACs, the one or more ALUs for performing one or more operations on data prior to the data being transmitted out of the IC via the IO.