Deserializers

摘要

Deserializers are provided. The deserializer includes a data aligner, a selection signal generator and a selection output unit. The data aligner is configured to align data in response to internal clock signals having different phases from each other to generate higher aligned data and lower aligned data. The selection signal generator is configured to detect a phase of one of the internal clock signals in response to a phase detection signal to generate a selection signal. The phase detection signal includes a pulse generated according to a write command signal and a write latency signal. The selection output unit is configured to output the higher aligned data or the lower aligned data as selected alignment data in response to the selection signal.

主权项

1. A deserializer comprising:
a selection signal generator configured to detect a phase of one of an internal clock signals in response to a phase detection signal including a first pulse generated according to a write command signal and a write latency to generate a selection signal; a first selector configured to output a first alignment data group or a second alignment data group as a first selected alignment data group in response to the selection signal; and a second selector configured to output the first alignment data group or the second alignment data group as a second selected alignment data group in response to the selection signal.