发明名称 |
Method and apparatus for supporting low-latency external memory interfaces for integrated circuits |
摘要 |
An external memory interface includes an input/output (IO) logic unit operable to convert a rate of data from a first rate corresponding to a memory controller/schedule unit to a second rate corresponding to an external memory device. The external memory interface also includes a latency adjustment unit, operating in a timing domain of the memory controller/schedule unit, operable to add between 1 to [(second rate/first rate)−1] cycles of latency of the second rate. |
申请公布号 |
US8930597(B1) |
申请公布日期 |
2015.01.06 |
申请号 |
US201113151245 |
申请日期 |
2011.06.01 |
申请人 |
Altera Corporation |
发明人 |
Fung Ryan;Lau Christine;Brunham Kalen B. |
分类号 |
G06F13/28;G06F3/00;G06F13/00;G06F5/00;G06F12/06;H04J3/02;H04J3/22 |
主分类号 |
G06F13/28 |
代理机构 |
|
代理人 |
Cho L. |
主权项 |
1. An external memory interface comprising:
an input/output (IO) logic unit that converts a first data rate corresponding to a memory controller/schedule unit to a second data rate corresponding to an external memory device; and a latency adjustment unit, operating in a timing domain of the memory controller/schedule unit, that adds between 0 and [(the second data rate/the first data rate)−1] cycles of latency, inclusively, at the second data rate, wherein the second data rate is greater than the first data rate. |
地址 |
San Jose CA US |