发明名称 |
DYNAMIC MEMORY SIGNAL PHASE TRACKING METHOD AND ASSOCIATED CONTROL CIRCUIT |
摘要 |
A dynamic memory signal phase tracking method is provided. The method, applied to a memory controller that accesses a memory module, includes: issuing a memory access command and an access request to an arbiter to request for an access right of the memory module; when the access right is obtained, forwarding the memory access command to the memory module and asserting a flag signal; during a period of asserting the flag signal, sequentially using a plurality of candidate delay phases to adjust a memory signal for latching test data from the memory module, determining a delay phase according to latching results corresponding to the candidate delay phases, and recording the determined delay phases; updating an optimal delay phase according to the determined delay phase; and accessing the memory module according to the updated optimal delay phase. |
申请公布号 |
US2015006807(A1) |
申请公布日期 |
2015.01.01 |
申请号 |
US201414321039 |
申请日期 |
2014.07.01 |
申请人 |
MStar Semiconductor, Inc. |
发明人 |
Chang Yung;Lin Chen-Nan;Chen Chung-Ching |
分类号 |
G11C11/406 |
主分类号 |
G11C11/406 |
代理机构 |
|
代理人 |
|
主权项 |
1. A dynamic memory signal phase tracking method, applied to a memory controller that accesses a memory module, the method comprising:
issuing a memory access command and an access request to an arbiter to request for an access right of the memory module; when the access right is obtained, forwarding the memory access command to the memory module and asserting a flag signal; during a period of asserting the flag signal, sequentially using a plurality of candidate delay phases to adjust a memory signal for latching test data from the memory module, determining a delay phase according to latching results corresponding to the plurality of candidate delay phases, and recording the determined delay phase; updating an optimal delay phase according to the recorded determined delay phase; and accessing the memory module according to the updated optimal delay phase. |
地址 |
Hsinchu Hsien TW |