发明名称 Semiconductor memory having volatile and multi-bit, non-volatile functionality and methods of operating
摘要 A semiconductor memory cell, semiconductor memory devices comprising a plurality of the semiconductor memory cells, and methods of using the semiconductor memory cell and devices are described. A semiconductor memory cell includes a substrate having a first conductivity type; a first region embedded in the substrate at a first location of the substrate and having a second conductivity type; a second region embedded in the substrate at a second location of the substrate and have the second conductivity type, such that at least a portion of the substrate having the first conductivity type is located between the first and second locations and functions as a floating body to store data in volatile memory; a trapping layer positioned in between the first and second locations and above a surface of the substrate; the trapping layer comprising first and second storage locations being configured to store data as nonvolatile memory independently of one another, and a control gate positioned above the trapping layer.
申请公布号 US8923052(B2) 申请公布日期 2014.12.30
申请号 US201113196471 申请日期 2011.08.02
申请人 Zeno Semiconductor, Inc. 发明人 Widjaja Yuniarto
分类号 G11C11/34;G11C14/00;H01L27/105;H01L27/108;H01L29/78;H01L27/115;G11C16/04 主分类号 G11C11/34
代理机构 Law Office of Alan W. Cannon 代理人 Law Office of Alan W. Cannon
主权项 1. A semiconductor memory cell comprising: a substrate having a first conductivity type; a first region embedded in the substrate at a first location of the substrate and having a second conductivity type; a second region embedded in the substrate at a second location of the substrate and have the second conductivity type, such that at least a portion of the substrate having the first conductivity type is located between the first and second locations and functions as a floating body to store data in volatile memory; a trapping layer positioned in between the first and second locations and above a surface of the substrate; the trapping layer comprising first and second storage locations being configured to store data as nonvolatile memory independently of one another; and a control gate positioned above the trapping layer, wherein said cell is configured so that one of said first and second storage locations interacts with said floating body so that said memory cell provides both volatile and non-volatile memory functionality, and the other of said first and second storage locations is configured to store non-volatile data that is not used as volatile memory by said floating body.
地址 Cupertino CA US